


TDC-GPX - PLL Regulation Circuits

Introduction:


The TDC-GPX chip shows different blocks with separate power supplies:

- Vddc-o, Vddc-h Oscillator and Hardmacro
This is the time interval measuring unit
- Vddc Core
All digital circuitry besides the measuring unit (ALU, FIFO's etc.)
- Vddo, Vdde I/O Pading and LVPECL input buffers
I/O buffers, input protection



The purpose of the PLL regulation circuit is to keep the speed of the oscillator & hardmacro constant by regulating the voltage Vddc-o/h between 2.4 and 3.6V.

The recommended circuit is based on the LM1117. We strongly recommend to use only LM317 or LM1117 regulators. Only for these regulators the circuit is tested and approved. Do not use low-drop regulators. This regulator's reference refers to the output voltage.



The IO buffers are supplied with 3.3V typically to be compatible with a 3.3V design. It is strongly recommended to use a linear regulator to provide the 3.3V. Switched mode regulators will introduce a lot of noise to the measurement. The core voltage is set to 3.0V. The easiest way to do this is to use a BAT47 schottky diode. The purpose is to avoid voltage differences bigger than 0.6V between Vddc and Vddo on the one side and Vddc and Vddc-o/h on the other.

The outputs' high-side switches do not fully close when Vddc is more than 0.6V below Vddo. Therefore other devices on the bus must be able to drive a few mA to pull the outputs down to LOW. This may be no problem for an FPGA and only one TDC-GPX connected to the bus. But of course this is a problem with weak drivers and more than one device on a bus.

Calculating the resistors:


In the TDC-GPX application we look at two extremes:

<p>1. Phase output has 0% duty cycle -> Low output voltage. In this case R2 and R3 are in parallel (R23).</p>	<p>2. Phase output has 100% duty cycle -> High output voltage. In this case R3 is at Vddo.</p>
<p>For given resistor values the output levels are:</p> $U_{min} = U_{ref} \times \left(1 + \frac{R_{23}}{R_1}\right) \quad \frac{1}{R_{23}} = \frac{1}{R_2} + \frac{1}{R_3}$	$U_{max} = U_{ref} \times R_{23} \times \left(\frac{1}{R_1} + \frac{1}{R_{23}}\right) + U_{ddo} \times \frac{R_{23}}{R_3}$
<p>For given voltage levels the resistor are calculated like:</p> $R_3 = \frac{U_{ddo}}{(U_{max} - U_{min})} \left(\frac{U_{min}}{U_{ref}} - 1\right) \times R_1 \quad R_2 = \frac{U_{ddo}}{(U_{ddo} - U_{max} + U_{min})} \left(\frac{U_{min}}{U_{ref}} - 1\right) \times R_1$	

Extended regulation range:


The solution from above shows a slightly reduced regulation range. The reason is that the oscillator speed at Vddc-o/h = 3.6V & Vddc = 3.0V is a little bit less than with both voltages at 3.6V.

There is a solution to overcome this: using a second regulation circuit for Vddc instead of the schottky diode. The second regulator for Vddc has a regulation range from 3.0V to 3.6V. In other words: With TDC-GPX output phase=LOW regulator 1 delivers Vddc-o/h = 2.4V and regulator 2 delivers Vddc=3.0V. At phase=HIGH regulator 1 delivers Vddc-o/h = 3.6V and regulator 2 delivers Vddc=3.6V. Of course the circuit is a little bit more complex.




Low-drop solutions:

The recommended circuit from above doesn't work with low-drop regulators. In applications where the power dissipation has to be as low as possible the following circuit can be used. In this circuit the voltage regulator is replaced by an operational amplifier.



The LM8272 has enough output power and is especially designed to drive high capacitive loads.

 <p style="text-align: center;">$V_{\text{phase}} = V_{\text{ddo}}$</p>	$U_{\text{out}} = U_{\text{dd}} \left(1 + \frac{R_2}{R_1} \right) \frac{R_4}{R_3 + R_4} - U_{\text{phase}} \frac{R_2}{R_1}$ $\frac{R_2}{R_1} = \frac{U_{\text{max}} - U_{\text{min}}}{U_{\text{phase}}}$ $\frac{R_3}{R_4} = \frac{U_{\text{dd}} \times (U_{\text{phase}} + U_{\text{max}} - U_{\text{min}})}{U_{\text{max}} \times U_{\text{phase}}} - 1$
---	--